Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Implement DMA access synchronization for NWL implementation | Suren A. Chilingaryan | 2011-07-17 | 11 | -137/+311 |
| | |||||
* | Implement DMA access synchronization in the driver | Suren A. Chilingaryan | 2011-07-16 | 13 | -76/+268 |
| | |||||
* | Provide formal description of DMA access synchronization | Suren A. Chilingaryan | 2011-07-16 | 2 | -9/+155 |
| | |||||
* | First iteration of work to preserve DMA state between executions | Suren A. Chilingaryan | 2011-07-14 | 17 | -215/+347 |
| | |||||
* | Support modifications of DMA engine and allow DMA customizations by Event engine | Suren A. Chilingaryan | 2011-07-14 | 12 | -96/+123 |
| | |||||
* | Add timeout to pcilib_skip_dma | Suren A. Chilingaryan | 2011-07-14 | 1 | -4/+21 |
| | |||||
* | Support iterations argument and fix interpretation of size argument for ↵ | Suren A. Chilingaryan | 2011-07-13 | 1 | -6/+14 |
| | | | | benchmarking | ||||
* | Report writted register in hex if it was specified in hex | Suren A. Chilingaryan | 2011-07-12 | 1 | -3/+23 |
| | |||||
* | Few fixes | Suren A. Chilingaryan | 2011-07-12 | 4 | -14/+34 |
| | |||||
* | Separate NWL loopback code, provide DMA start/stop interfaces | Suren A. Chilingaryan | 2011-07-12 | 11 | -82/+181 |
| | |||||
* | Another reorganization of NWL sources | Suren A. Chilingaryan | 2011-07-12 | 7 | -286/+302 |
| | |||||
* | Provide IRQ enable/disable call | Suren A. Chilingaryan | 2011-07-12 | 10 | -30/+171 |
| | |||||
* | Suppport DMA modes in console application (not functional yet) | Suren A. Chilingaryan | 2011-07-12 | 12 | -33/+233 |
| | |||||
* | Few fixes | Suren A. Chilingaryan | 2011-07-12 | 2 | -8/+25 |
| | |||||
* | Fix compilation issues | Suren A. Chilingaryan | 2011-07-11 | 3 | -8/+8 |
| | |||||
* | Reorganization of NWL engine, step 1 | Suren A. Chilingaryan | 2011-07-11 | 5 | -128/+176 |
| | |||||
* | Wait for the completion of DMA operations during writes | Suren A. Chilingaryan | 2011-07-11 | 9 | -349/+431 |
| | |||||
* | Minor improvement | Suren A. Chilingaryan | 2011-07-11 | 1 | -7/+7 |
| | |||||
* | Change cli parameters (reserve -t parameter for future use as timeout) | Suren A. Chilingaryan | 2011-07-11 | 1 | -25/+41 |
| | |||||
* | IRQ support in NWL DMA engine | Suren A. Chilingaryan | 2011-07-11 | 18 | -206/+306 |
| | |||||
* | Support dynamic registers, support register offsets and multiregisters ↵ | Suren A. Chilingaryan | 2011-07-09 | 16 | -202/+468 |
| | | | | (bitmasks), list NWL DMA registers | ||||
* | Add some check to verify if NWL DMA engine have been successfully initialized | Suren A. Chilingaryan | 2011-07-08 | 1 | -5/+3 |
| | |||||
* | Support alignments in kmem allocation | Suren A. Chilingaryan | 2011-07-06 | 3 | -12/+21 |
| | |||||
* | Fix segmentation failure in DMA access mode | Suren A. Chilingaryan | 2011-07-06 | 1 | -1/+5 |
| | |||||
* | Compilation fix | Suren A. Chilingaryan | 2011-07-06 | 1 | -4/+4 |
| | |||||
* | A bit of renaming | Suren A. Chilingaryan | 2011-07-06 | 9 | -55/+51 |
| | |||||
* | Include type in the register description | Suren A. Chilingaryan | 2011-07-06 | 3 | -60/+62 |
| | |||||
* | Support FIFO reading/writting, code restructurization, few fixes | Suren A. Chilingaryan | 2011-07-06 | 11 | -571/+785 |
| | |||||
* | Define addresses of NWL engines | root | 2011-07-04 | 1 | -1/+3 |
| | |||||
* | North West Logick DMA implementation | root | 2011-07-04 | 22 | -227/+1367 |
| | |||||
* | DMA engine initialization and basic intrastructure for DMA read/write | root | 2011-06-18 | 5 | -27/+189 |
| | |||||
* | Enumerate DMA engines | root | 2011-06-17 | 9 | -25/+255 |
| | |||||
* | New reset routine | root | 2011-06-16 | 1 | -3/+3 |
| | |||||
* | A bit of DMA infrastructure | root | 2011-06-16 | 7 | -24/+126 |
| | |||||
* | Remove unsupported devices | root | 2011-06-16 | 4 | -83/+8 |
| | |||||
* | Move to new FPGA design | root | 2011-06-16 | 8 | -82/+179 |
| | |||||
* | 32 bit fix | Suren A. Chilingaryan | 2011-06-07 | 1 | -1/+1 |
| | |||||
* | Do not crash if model is not defined | Suren A. Chilingaryan | 2011-05-18 | 1 | -6/+8 |
| | |||||
* | Some improvements in error handling | Suren A. Chilingaryan | 2011-05-03 | 1 | -12/+40 |
| | |||||
* | Multiline grabbing | Suren A. Chilingaryan | 2011-05-03 | 1 | -135/+180 |
| | |||||
* | A bit faster datacpy | Suren A. Chilingaryan | 2011-05-02 | 1 | -10/+17 |
| | |||||
* | Alternative way to overcome problem with address verification of CMOSIS ↵ | Suren A. Chilingaryan | 2011-04-14 | 1 | -24/+26 |
| | | | | registers | ||||
* | Rearrange channels to get proper image | Suren A. Chilingaryan | 2011-04-14 | 1 | -4/+20 |
| | |||||
* | Introduce pcilib_context_t type instead pointer to void | Suren A. Chilingaryan | 2011-04-14 | 5 | -34/+35 |
| | |||||
* | Accept timeout parameter to get_next_event call | Suren A. Chilingaryan | 2011-04-14 | 4 | -7/+12 |
| | |||||
* | Support non-callback way of getting events | Suren A. Chilingaryan | 2011-04-14 | 5 | -2/+65 |
| | |||||
* | Fix order of pixels, temporaly disable some checks to work with current FPGA ↵ | Suren A. Chilingaryan | 2011-04-14 | 1 | -9/+44 |
| | | | | code, store raw data | ||||
* | Set correct hexdecimal values of registers during IPECamera reset and ↵ | Suren A. Chilingaryan | 2011-04-13 | 1 | -13/+19 |
| | | | | readout (I was setting them as decimals before) | ||||
* | Support simplified mode (slow) of writting CMOSIS sensors: issue 3 writes + ↵ | Suren A. Chilingaryan | 2011-04-13 | 1 | -23/+84 |
| | | | | delays and when start looking for status | ||||
* | Support quiete mode to suppress warnings | Suren A. Chilingaryan | 2011-04-13 | 1 | -2/+14 |
| |