Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | Few fixes | Suren A. Chilingaryan | 2011-07-17 | 1 | -15/+24 | |
* | Implement DMA access synchronization for NWL implementation | Suren A. Chilingaryan | 2011-07-17 | 1 | -4/+4 | |
* | First iteration of work to preserve DMA state between executions | Suren A. Chilingaryan | 2011-07-14 | 1 | -1/+2 | |
* | Support iterations argument and fix interpretation of size argument for bench... | Suren A. Chilingaryan | 2011-07-13 | 1 | -6/+14 | |
* | Report writted register in hex if it was specified in hex | Suren A. Chilingaryan | 2011-07-12 | 1 | -3/+23 | |
* | Few fixes | Suren A. Chilingaryan | 2011-07-12 | 1 | -6/+14 | |
* | Provide IRQ enable/disable call | Suren A. Chilingaryan | 2011-07-12 | 1 | -1/+1 | |
* | Suppport DMA modes in console application (not functional yet) | Suren A. Chilingaryan | 2011-07-12 | 1 | -9/+151 | |
* | Fix compilation issues | Suren A. Chilingaryan | 2011-07-11 | 1 | -1/+1 | |
* | Reorganization of NWL engine, step 1 | Suren A. Chilingaryan | 2011-07-11 | 1 | -0/+5 | |
* | Wait for the completion of DMA operations during writes | Suren A. Chilingaryan | 2011-07-11 | 1 | -4/+4 | |
* | Minor improvement | Suren A. Chilingaryan | 2011-07-11 | 1 | -7/+7 | |
* | Change cli parameters (reserve -t parameter for future use as timeout) | Suren A. Chilingaryan | 2011-07-11 | 1 | -25/+41 | |
* | IRQ support in NWL DMA engine | Suren A. Chilingaryan | 2011-07-11 | 1 | -0/+8 | |
* | Support dynamic registers, support register offsets and multiregisters (bitma... | Suren A. Chilingaryan | 2011-07-09 | 1 | -37/+53 | |
* | Fix segmentation failure in DMA access mode | Suren A. Chilingaryan | 2011-07-06 | 1 | -1/+5 | |
* | A bit of renaming | Suren A. Chilingaryan | 2011-07-06 | 1 | -6/+6 | |
* | Support FIFO reading/writting, code restructurization, few fixes | Suren A. Chilingaryan | 2011-07-06 | 1 | -54/+179 | |
* | North West Logick DMA implementation | root | 2011-07-04 | 1 | -5/+37 | |
* | DMA engine initialization and basic intrastructure for DMA read/write | root | 2011-06-18 | 1 | -25/+47 | |
* | Enumerate DMA engines | root | 2011-06-17 | 1 | -1/+2 | |
* | A bit of DMA infrastructure | root | 2011-06-16 | 1 | -3/+49 | |
* | Move to new FPGA design | root | 2011-06-16 | 1 | -9/+31 | |
* | Do not crash if model is not defined | Suren A. Chilingaryan | 2011-05-18 | 1 | -6/+8 | |
* | Introduce pcilib_context_t type instead pointer to void | Suren A. Chilingaryan | 2011-04-14 | 1 | -1/+1 | |
* | Support quiete mode to suppress warnings | Suren A. Chilingaryan | 2011-04-13 | 1 | -2/+14 | |
* | clean up | Suren A. Chilingaryan | 2011-04-12 | 1 | -1/+1 | |
* | Prototype of IPECamera image protocol | Suren A. Chilingaryan | 2011-04-12 | 1 | -6/+8 | |
* | Infrastructure for event API | Suren A. Chilingaryan | 2011-04-12 | 1 | -8/+84 | |
* | Support memset operation | Suren A. Chilingaryan | 2011-04-06 | 1 | -4/+22 | |
* | Fix exiting on warnings | Suren A. Chilingaryan | 2011-03-25 | 1 | -1/+1 | |
* | Set warning handler | Matthias Vogelgesang | 2011-03-14 | 1 | -1/+1 | |
* | Suppress warning | Suren A. Chilingaryan | 2011-03-11 | 1 | -1/+1 | |
* | Provide single header for library | Suren A. Chilingaryan | 2011-03-09 | 1 | -1/+1 | |
* | Support for FPGA registers | Suren A. Chilingaryan | 2011-03-09 | 1 | -8/+9 | |
* | Support writting and reading of register ranges | Suren A. Chilingaryan | 2011-03-09 | 1 | -3/+69 | |
* | Fixes write verification failure if byte-swapping is in force | Suren A. Chilingaryan | 2011-03-09 | 1 | -1/+1 | |
* | Better handling of register banks | Suren A. Chilingaryan | 2011-03-09 | 1 | -23/+83 | |
* | Initial support of IPECamera protocol | Suren A. Chilingaryan | 2011-03-08 | 1 | -80/+118 | |
* | Write LSB first and fix memory allocation bug | Matthias Vogelgesang | 2011-03-01 | 1 | -2/+5 | |
* | Initial support for registers, infrastructure only | Suren A. Chilingaryan | 2011-02-18 | 1 | -0/+579 |