summaryrefslogtreecommitdiffstats
path: root/pcilib/property.c
diff options
context:
space:
mode:
authorSuren A. Chilingaryan <csa@suren.me>2015-10-22 17:08:11 +0200
committerSuren A. Chilingaryan <csa@suren.me>2015-10-22 17:08:11 +0200
commitad838ab9f70ff9712c256f072e260e03a8d7a7da (patch)
tree4f82d7a5274ebcfe6451e2c6c0b8ad36d14f86e6 /pcilib/property.c
parenta0fe5cdea15bca52d3b101a88c11cb160ef08b2f (diff)
downloadpcitool-ad838ab9f70ff9712c256f072e260e03a8d7a7da.tar.gz
pcitool-ad838ab9f70ff9712c256f072e260e03a8d7a7da.tar.bz2
pcitool-ad838ab9f70ff9712c256f072e260e03a8d7a7da.tar.xz
pcitool-ad838ab9f70ff9712c256f072e260e03a8d7a7da.zip
Fix access to the property-based registers
Diffstat (limited to 'pcilib/property.c')
-rw-r--r--pcilib/property.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/pcilib/property.c b/pcilib/property.c
index a39594c..7239601 100644
--- a/pcilib/property.c
+++ b/pcilib/property.c
@@ -34,9 +34,9 @@ int pcilib_add_registers_from_properties(pcilib_t *ctx, size_t n, pcilib_view_co
return err;
}
}
-
- access = ctx->banks[bank].access;
-
+
+ access = ctx->banks[bank].access / 8;
+
for (i = 0; i < n; i++) {
if ((v[i]->flags&PCILIB_VIEW_FLAG_REGISTER) == 0) continue;