Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Improvements of DMA engine | Suren A. Chilingaryan | 2011-10-26 | 1 | -5/+22 |
| | |||||
* | Properly perform synchronization of DMA buffers | Suren A. Chilingaryan | 2011-10-23 | 1 | -2/+2 |
| | |||||
* | Accept short addresses for IPECamera FPGA registers | Suren A. Chilingaryan | 2011-10-21 | 1 | -1/+2 |
| | |||||
* | IRQ acknowledgement support in the engine API | Suren A. Chilingaryan | 2011-07-18 | 1 | -3/+8 |
| | |||||
* | Change timeout definition in Events API from struct timespec to pcilib_timeout_t | Suren A. Chilingaryan | 2011-07-18 | 1 | -10/+3 |
| | |||||
* | Implement DMA access synchronization in the driver | Suren A. Chilingaryan | 2011-07-16 | 1 | -1/+1 |
| | |||||
* | Separate NWL loopback code, provide DMA start/stop interfaces | Suren A. Chilingaryan | 2011-07-12 | 1 | -0/+2 |
| | |||||
* | Provide IRQ enable/disable call | Suren A. Chilingaryan | 2011-07-12 | 1 | -1/+6 |
| | |||||
* | Suppport DMA modes in console application (not functional yet) | Suren A. Chilingaryan | 2011-07-12 | 1 | -6/+14 |
| | |||||
* | Wait for the completion of DMA operations during writes | Suren A. Chilingaryan | 2011-07-11 | 1 | -5/+6 |
| | |||||
* | IRQ support in NWL DMA engine | Suren A. Chilingaryan | 2011-07-11 | 1 | -1/+4 |
| | |||||
* | Support dynamic registers, support register offsets and multiregisters ↵ | Suren A. Chilingaryan | 2011-07-09 | 1 | -7/+7 |
| | | | | (bitmasks), list NWL DMA registers | ||||
* | Compilation fix | Suren A. Chilingaryan | 2011-07-06 | 1 | -4/+4 |
| | |||||
* | A bit of renaming | Suren A. Chilingaryan | 2011-07-06 | 1 | -20/+16 |
| | |||||
* | Include type in the register description | Suren A. Chilingaryan | 2011-07-06 | 1 | -1/+2 |
| | |||||
* | Support FIFO reading/writting, code restructurization, few fixes | Suren A. Chilingaryan | 2011-07-06 | 1 | -22/+9 |
| | |||||
* | North West Logick DMA implementation | root | 2011-07-04 | 1 | -9/+24 |
| | |||||
* | DMA engine initialization and basic intrastructure for DMA read/write | root | 2011-06-18 | 1 | -1/+2 |
| | |||||
* | Enumerate DMA engines | root | 2011-06-17 | 1 | -4/+9 |
| | |||||
* | A bit of DMA infrastructure | root | 2011-06-16 | 1 | -1/+34 |
| | |||||
* | Move to new FPGA design | root | 2011-06-16 | 1 | -3/+11 |
| | |||||
* | Introduce pcilib_context_t type instead pointer to void | Suren A. Chilingaryan | 2011-04-14 | 1 | -10/+11 |
| | |||||
* | Accept timeout parameter to get_next_event call | Suren A. Chilingaryan | 2011-04-14 | 1 | -2/+2 |
| | |||||
* | Support non-callback way of getting events | Suren A. Chilingaryan | 2011-04-14 | 1 | -1/+5 |
| | |||||
* | Allow access to implementation context and provide call to set size of ↵ | Suren A. Chilingaryan | 2011-04-12 | 1 | -0/+1 |
| | | | | internal buffer for IPECamera | ||||
* | Prototype of IPECamera image protocol | Suren A. Chilingaryan | 2011-04-12 | 1 | -3/+20 |
| | |||||
* | Infrastructure for event API | Suren A. Chilingaryan | 2011-04-12 | 1 | -2/+57 |
| | |||||
* | Set warning handler | Matthias Vogelgesang | 2011-03-14 | 1 | -1/+1 |
| | |||||
* | Move model decription to public header | Suren A. Chilingaryan | 2011-03-11 | 1 | -0/+4 |
| | |||||
* | Provide single header for library | Suren A. Chilingaryan | 2011-03-09 | 1 | -0/+126 |